74HC595D.118, 8-и битный сдвиговый регистр с выходным регистром-защелки и тремя состояниями, [SO-16]
The 74HC595D is a 8-bit serial-in/serial or parallel-out Shift Register with output latches and 3-state outputs. Both the shift and storage register have separate clocks. The device features a serial input (DS) and a serial output (Q7S) to enable cascading and an asynchronous reset MR input. A LOW on MR will reset the shift register. Data is shifted on the low-to-high transitions of the SHCP input. The data in the shift register is transferred to the storage register on a low-to-high transition of the STCP input. If both clocks are connected together, the shift register will always be one clock pulse ahead of the storage register. Data in the storage register appears at the output whenever the output enable input (OE) is LOW. A high on OE causes the outputs to assume a high-impedance off-state. Operation of the OE input does not affect the state of the registers. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.
• Shift register with direct clear
• 100MHz Shift out frequency
• ±1µA Input leakage current
• ±10µA Off-state output current
• 160µA Supply current