LPC2368FBD100.551, Микроконтроллер 16/32-Бит, ARM7TDMI-S, 72МГц, 512КБ Flash, Ethernet, USB, CAN, АЦП/ЦАП [LQFP-100]

Артикул: LPC2368FBD100.551
PartNumber: LPC2368FBD100,551
Ном. номер: 9000057600
Производитель: NXP Semiconductor
Фото 1/2 LPC2368FBD100.551, Микроконтроллер 16/32-Бит, ARM7TDMI-S, 72МГц, 512КБ Flash, Ethernet, USB, CAN, АЦП/ЦАП [LQFP-100]
Фото 2/2 LPC2368FBD100.551, Микроконтроллер 16/32-Бит, ARM7TDMI-S, 72МГц, 512КБ Flash, Ethernet, USB, CAN, АЦП/ЦАП [LQFP-100]
Есть в наличии более 8 шт. Отгрузка со склада в г.Москва 1 рабочий день.
Возможна срочная доставка сегодня
570 руб. × = 570 руб.
от 5 шт. — 490 руб.
от 30 шт. — 468 руб. (5 рабочих дней)
Цена и наличие в магазинах

Описание

The LPC2368FBD100.551 is an ARM7 Microcontroller for embedded applications featuring a high level of integration and low power consumption at frequencies of 72MHz. Features include up to 256kB of flash memory, up to 58kB of RAM, Ethernet MAC, USB device/host/OTG, DMA controller, SD/MMC, 4 UARTs, 2 CAN channels, 3 SSP/SPI, 3 I²C, I²S, 8-channel 10-bit ADC, 10-bit DAC, 2 PWM, 4 general purpose timers, low power real-time clock with separate battery supply and up to 70 general purpose I/O pins.

• Dual advanced high-performance bus (AHB) system
• Advanced vectored interrupt controller (VIC)
• General purpose DMA controller (GPDMA) on AHB
• Ethernet MAC with associated DMA controller
• Four UARTs with fractional baud rate generation
• USB 2.0 full-speed device with on-chip PHY
• CAN controller with two channels
• Two SSP controllers, with FIFO and multi-protocol capabilities
• I2S (Inter-IC Sound) interface for digital audio input or output
• SD/MMC memory card interface
• 70 General purpose I/O pins with configurable pull-up/down resistors
• 10-bit ADC with input multiplexing among 6 pins and 10-bit DAC
• One PWM/timer block with support for three-phase motor control
• Standard ARM test/debug interface for compatibility with existing tools
• Emulation trace module supports real-time trace
• Four reduced power modes of idle, sleep, power-down and deep power-down
• Four external interrupt inputs configurable as edge/level sensitive
• Processor wake-up from Power-down mode via any interrupt
• Two independent power domains allow fine tuning of power consumption
• Each peripheral has its own clock divider for further power saving

Технические параметры

Серия
Ядро
Ширина шины данных
Тактовая частота
Количество входов/выходов
Объем памяти программ
Тип памяти программ
Объем RAM
Наличие АЦП/ЦАП
Встроенные интерфейсы
Встроенная периферия
Напряжение питания
Рабочая температура
Корпус

Техническая документация

LPC2364 datasheet
pdf, 1075 КБ

Дополнительная информация

Datasheet LPC2368FBD100.551 LPC2368FBD100,551
Типы корпусов импортных микросхем